High-level versus low-level do-loop parallelization: results for one testcase of a multi-block solver on a shared memory parallel vector computer

Wijnandts, P.; Vogels, M.E.S.
National Aerospace Laboratory NLR
NLR-TP-1997-592
1997

Thumbnail
View/Open
Metadata
Show full item record
URI
http://hdl.handle.net/10921/1302
Collections